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Abstract (150 words) 
     This paper describes a design method for CMOS ring oscillators composed of 
even-stage inverters. First, we propose a quantitative method to evaluate oscillation 
stability for an even-stage ring oscillator with a CMOS latch. The method uses static 
noise margin analysis to evaluate the SRAM-cell's data storage stability, by observing 
the similarity between the oscillator and SRAM cell circuitry. Next, the method is 
extended to oscillators with multiple latches. Finally, by analyzing oscillation stability 
using this method, we find that the range of stable oscillation conditions can be 
drastically widened by adding multiple single-channel latch circuits, and also by an 
appropriate design of their polarities and insertion positions. We also clarify through 
Monte Carlo simulations, that the optimized oscillator circuit is robust under PVT 
fluctuations and device characteristic variations. 
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1. Introduction 
     Ring oscillator circuits composed of a CMOS inverter chain are widely used 
because of their simple structure and high-speed, low-voltage operation
1-3)
. Figure 1 
shows the basic circuit diagrams for two types of ring oscillators. Figure 1(a) is a 
typical ring oscillator with odd-stage inverters connected in series. Continuous 
oscillation is obviously guaranteed by this circuit topology. On the other hand, 
even-phase clock outputs (e.g. 2-phase, 4-phase) are required for high-speed clock data 
recovery circuits which are often used in wire-line communication systems
3,4)
. For this 
purpose, even-stage ring oscillators with differential current mode logic circuits or LC 
oscillators have been reported
4-6) 
. It is, however, difficult to apply differential current 
mode logic circuits in low-voltage operations, and oscillators using inductance (L) 
occupy large areas. Thus, this paper focuses on a ring oscillator based on a simple 
even-stage CMOS inverter chain as shown in Fig. 1(b). The circuit in Fig. 1(b) has a 
delay line composed of inverters with even stages and a CMOS latch. The CMOS latch 
is placed in such a way as to guarantee that opposite nodes, A2 and B2, are forced to 
opposite levels to achieve the appropriate oscillation behavior. Because the oscillator is 
composed of an even number of inverters, one period can easily be divided into even 
intervals, and hence even-phase outputs can easily be obtained. However, for stable 
oscillation, an appropriate transistor size ratio between a looped inverter and a latch 
inverter must be chosen. In previous works, studies to achieve high-speed, low-noise 
operation have been reported, but to date, there has been no study on a quantitative 
method to evaluate the oscillation stability of even-stage ring oscillators
3,7,8)
,. This 
paper describes a method for the novel analysis of oscillation stability and an optimal 
design thereof
9,10)
.   
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2. A Stability Analysis Method Using Pseudo-SRAM Circuits and Static Noise 
Margins 
    In this section, the oscillation stability of the circuit shown in Fig. 1(b) is analyzed. 
We first focus on its similarity to the SRAM cell and its peripheral circuitry. Figure 2 is 
created by re-configuring inverters in Fig. 1(b). In this circuit, regarding I1, I5 as write 
drivers, I2, I6 as read amplifiers, and IL1, IL2 as data storage, it is similar to a SRAM 
cell configuration. 
 Using the SRAM analogy, stable oscillation in the circuit is recognized by the 
following conditions, corresponding to the A1 and B1 nodes.  
     Case (i) (A1, B1) = (H, L) or (L, H): When the circuit is oscillating normally, the 
levels of the nodes (A1, B1) should always be either (H, L) or (L, H). In this case, the 
(A1, B1) signals must be transmitted to the SRAM-output nodes (A3, B3). In other 
words, data must be written into the SRAM cell composed of IL1, IL2.  
     Case (ii) (A1, B1) = (H, H) or (L, L): This state occurs when oscillation stops, or 
may occur instantaneously even during normal oscillation. To maintain stable 
oscillation, the data in the SRAM cell must be accessed without being destroyed, and 
both output nodes from the SRAM cell (A3, B3) must have different levels (i.e. 
A3≠B3). In other words, the SRAM cell data must be stable during (A1, B1) = (H, H) 
or (L, L) state. 
     These two conditions for stable oscillation are equivalent to those for the 
SRAM's write/read operations in terms of Static Noise Margin (SNM)
11,12)
. Case (i) 
corresponds to the condition where the Write Static Noise Margin (WSNM) > 0, and 
case (ii) corresponds to a Read Static Noise Margin (RSNM) > 0.  
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     Figure 3(a) shows the equivalent circuit to calculate the WSNM value for case 
(i), while Fig. 3(b) shows the SPICE-simulated result for WSNM. In the SPICE 
simulation, a 0.18-m process technology with a supply voltage Vdd of 1.8V is 
assumed. Figure 3(a) is extracted from the essential part of Fig. 2: I1, I5, IL1, and IL2 
in which nodes A2 and B2 are divided and nodes A1 and B1 are set at H and L, 
respectively. The WSNM value can be calculated using the results of SPICE 
DC-analysis, that is, a B2 output voltage dependency on A2' input, and an A2 output 
voltage dependency on B2' input in Fig. 3(b). Finally, the WSNM value is obtained as 
the distance between these two curves. Figures 4 and 5 show the equivalent circuits to 
calculate the RSNM_H ((A1, B1) = (H, H)), RSNM_L ((A1, B1) = (L, L)) value in 
case (ii), and the simulated result of RSNM_H and RSNM_L, respectively. To enable 
the circuit to oscillate stably, WSNM, RSNM_H, and RSNM_L must all be designed to 
have positive values.  
     Figure 6(a) summarizes the triple SNM (WSNM, RSNM_H, RSNM_L) 
characteristics in the same figure, while Fig. 6(b) shows the corresponding 
TRANSIENT analysis results displaying oscillating waveforms. Figure 6 represents 
the case where the oscillation conditions are fully satisfied. On the other hand, Fig. 7 
represents the case where one condition is not satisfied (RSNM_H<0). The correlation 
between the WSNM, RSNM_H, and RSNM_L values and the stability of oscillation is 
confirmed. As a result, in Fig. 1(b) circuit, the oscillation condition is that all of three 
SNMs have positive values. 
 
3. Even-Stage Ring Oscillators with Multiple Latches 
     In the previous section, we considered the relationship between three SNMs and 
5 
 
the oscillation conditions in the case where only one latch is placed in the even-stage 
ring oscillator loop. In this section, we extend the study to include even-stage ring 
oscillators with multiple latches. Adding a second latch to the loop can essentially be 
done in one of the following two ways (Fig. 8): 
     (a) the 2nd latch is placed at the even stage(s) after the 1st latch (e.g. Latch B for 
Latch A in Fig. 8), or 
     (b) the 2nd latch is placed at the odd stage(s) after the 1st latch (e.g. Latch C for 
Latch A in Fig. 8).  
     In each case, the circuit diagram can be re-drawn using a pseudo-SRAM 
topology as shown in Figs. 9 (a) and (b). In Fig. 9(a), the output signals of SRAM1 
(A3, B3) are directly connected to the input nodes of the second pseudo-SRAM 
(SRAM2). SRAM1 must satisfy the triple SNM conditions: 
     (i) RSNM_H (Read SNM High)>0, which means that A3  A1 when (A1, 
B1)=(H, H). 
     (ii) RSNM_L (Read SNM Low)>0, which means that A3  B3 when (A1, 
B1)=(L, L). 
     (iii) WSNM (Write SNM)>0, which means that node voltage (A3,B3)=(A1,B1) 
when A1  B1.  
     SRAM2 must also have the same triple margins to oscillate the circuits if the 
added latch circuit is the same as the first latch. Therefore, the same design restrictions 
is required, as for the single latch case mentioned in Section 2.  
     On the other hand, in Fig. 9(b), an odd number of inverters are inserted between 
the output of SRAM1 and the input of SRAM2. In this situation, if both SRAM1 and 
SRAM2 lack RSNM_H as shown in Fig. 7(a), and if (A1, B1)=(H, H), then (A2, B2) 
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become (L, L) and hence (A3, B3)=(H, H). However, the input signals of SRAM2 (A4, 
B4) are (L, L) because they are the inverted signals of A3 and B3. Therefore, if 
RSNM_L of SRAM2 is kept positive, SRAM2 achieves A6  B6 at its output, and the 
circuit can satisfy the oscillation condition. Hence, in the topology in Fig. 9(b), the 
oscillation condition requires only 2 conditions, WSNM>0 and either RSNM_H>0 or 
RSNM_L>0, and is thus drastically relaxed.  
 
4. Design Margins for Even-Stage Ring Oscillators 
     In this section, the design margins for even-stage ring oscillators are discussed. 
Figure 10 shows the regions where the three SNM values are greater than zero, 
corresponding to the PMOS and NMOS sizes in the latch inverters. In this simulation, 
we assumed a standard 0.18-m CMOS process technology and PMOS/NMOS gate 
width ratio for a delay inverter of 2. The vertical/horizontal axes show the 
PMOS/NMOS gate width ratios of the latch inverter to delay inverter. 
     For an oscillator with a single latch, all three SNMs must be positive, thus only 
region (i) is available. However, by adding another latch at an odd stage position, the 
oscillation condition is relaxed, so that either WSNM and RSNM_L or WSNM and 
RSNM_H must be positive. This means that either region (ii) or region (iii) is added to 
the allowable regions for circuit design. 
     The result in Fig. 10 also indicates that a single-channel latch, in which either the 
PMOS ratio=0 or NMOS ratio=0, can be utilized. This always ensures that the WSNM 
is positive and can also contribute to achieving a small occupied area. Figure 11 shows 
the SNM values for the circuits in Figs. 9(a) and (b) corresponding to the NMOS gate 
width (Wn) in the latch. In Fig. 11(a), the region in which all three SNM values are 
7 
 
positive is Wn = 0.6 ~ 2.4 m (the hatched area). On the other hand, in Fig. 11(b), the 
required condition is Wn  0.7 m, and therefore the design margin for stable 
oscillation is significantly widened due to inserting another latch in the correct 
position. 
 
5. Study of the Relationship between the Insertion Position and Polarity of 
Latches 
     As mentioned above, by placing two identical latches with either WSNM and 
RSNM_H or WSNM and RSNM_L being positive at adjoining stages in looped 
inverters, the oscillation operation can be achieved. A circuit example is shown in Fig. 
12(a). The two latch circuits in Fig. 12(a) are composed of only NMOS transistors, and 
both RSNM_L and WSNM are kept positive. To obtain symmetrical multi-phase 
waveform outputs, a latch can be inserted at every stage as indicated by the dotted lines. 
Figure 12(b) depicts another circuit example, where the 2nd latch circuit in Fig. 12(a) 
is shifted to the next stage, and its polarity is changed from NMOS to PMOS for which 
RSNM_H and WSNM are both positive. In this circuit topology, because the input 
signals of the pseudo-SRAM circuit are inverted by shifting the latch to the next stage, 
the complementary latches placed at the even stages with respect to each other 
guarantee oscillation. The circuit topology in Fig. 1(b) is regarded as the special case, 
in which complementary single channel latches are placed at the same stage as 
indicated by the dotted lines in Fig. 12(b). Figure 13 shows the simulated waveforms 
for nodes A1, A3, B1, and B3 of the circuit shown in Fig. 12(b). It can be seen that 
approximately 90° phase shifts are achieved by appropriately adjusting the latch 
transistor sizes instead of inserting a latch at each stage. 
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6. SNM under Fluctuation and Variation  
     In this section, SNM values under process, voltage, and temperature (PVT) 
fluctuations and with variations in device characteristic are discussed. First, to find the 
worst conditions for PVT fluctuations, SNM values for oscillators with a single CMOS 
latch (Fig.1(b)) and double series NMOS latches (Fig.12(a)) under process fluctuations 
are examined as shown in figures 14, 15 and 16. The conditions of the fluctuation are: 
process: typical / slow / fast; voltage: 1.8V (typical) 20%; and temperature: from -45 
to 125 C. From these figures, the worst conditions for the three SNMs for each circuit 
can be found. Tables I and II summarize the worst conditions for PVT fluctuations and 
SNM values under typical and worst conditions. Finally, Monte Carlo simulations are 
carried out to take into account the variations in device characteristics under each 
worst condition. Figure 17 shows the results of Monte Carlo simulations for minimum 
SNMs in which the 3 variations of the individual transistor gate widths are assumed 
to be between 0% and 30% of the designed transistor gate width. As a result, with an 
oscillator design that uses a single CMOS latch, it is difficult to ensure stable 
oscillation in the worst PVT conditions and with variations in device characteristics. 
On the other hand, with an oscillator design that uses double series NMOS latches, the 
oscillation conditions RSNM_L >0 and WSNM>0 are satisfied with sufficient margin, 
even when the PVT fluctuations are at their worst and with maximum variations in 
device characteristics. Thus an oscillator with double series NMOS latches is useful 
and sufficiently robust under fluctuations and variations.  
 
7. Conclusions  
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     A design method for even-stage ring oscillators was investigated in detail. A 
quantitative method that evaluates oscillation stability for the even-stage ring oscillator 
was proposed. This method uses an SNM analysis method to evaluate the SRAM-cell's 
data storage stability, by observing the similarity between the oscillator and SRAM cell 
circuitry. By analyzing oscillation stability using this method, we confirmed the 
following. 1) Obtaining a sufficient operational margin for oscillators with a single 
latch is difficult. 2) The range of stable oscillation conditions can be increased 
drastically by adding multiple single-channel latches with appropriately designed 
polarities and insertion positions. When the channel polarities for the two latches are 
the same, the latches should be placed at odd stages with respect to each other. On the 
other hand, when the channel polarities are complementary, the latches should be 
placed at even stages with respect to each other. We also clarified that the optimized 
oscillator circuit is sufficiently robust under PVT fluctuations and device characteristic 
variations. 
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Table I  Worst SNM Values for an Oscillator with a Single CMOS Latch 
 
Table II  Worst SNM Values for an Oscillator with Double Series NMOS Latches 
 
Figure List 
 
Fig. 1  Ring Oscillator Circuits Using Inverters 
  (a) Odd-Stage Inverters  (b) Even-Stage Inverters with a Latch 
 
Fig. 2  The Oscillator Circuit Re-drawn as an SRAM Cell (Pseudo-SRAM) 
 
Fig. 3  WSNM: DC Analysis for the (A1,B1)=(H,L) Case 
  (a) Circuit  (b) Result of SPICE DC Analysis 
 
Fig. 4  RSNM_H: DC Analysis for the (A1,B1)=(H,H) Case 
  (a) Circuit  (b) Result of SPICE DC Analysis 
 
Fig. 5  RSNM_L: DC Analysis for the (A1,B1)=(L,L) Case 
  (a) Circuit  (b) Result of SPICE DC Analysis 
 
Fig. 6  Oscillation Waveform in the Case of Triple Margin Satisfaction 
  (a) DC Analysis  (b) TRANSIENT Analysis 
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Fig. 7  Oscillation Waveform in the Case of Lack of RSNM_H 
  (a) DC Analysis  (b) TRANSIENT Analysis 
 
Fig. 8  An Even-Stage Ring Oscillator with Multiple Latches 
 
Fig. 9  Pseudo-SRAM Circuit Diagrams for Even-Stage Ring Oscillators with 2nd 
Latch 
  (a) Latch Added at an Even Stage  (b) Latch Added at an Odd Stage 
 
Fig. 10  Allowable Design Regions for Even-Stage Ring Oscillator Circuits 
 
Fig. 11  Design Margins for Even-Stage Ring Oscillators 
  (a) with a Single CMOS Latch  (b) with Double Series NMOS Latches 
 
Fig. 12  Oscillator Circuits with Single-Channel Latches 
  (a) Oscillator with NMOS Latches  (b) Oscillator with NMOS/PMOS Latches 
 
Fig. 13  90° Phase Shift Oscillation Waveforms 
 
Fig. 14  SNM Values under Process Fluctuation 
  (a) with a Single CMOS Latch  (b) with Double Series NMOS Latches 
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Fig. 15  SNM Values under Voltage Fluctuation 
  (a) with a Single CMOS Latch  (b) with Double Series NMOS Latches 
 
Fig. 16  SNM Values under Temperature Fluctuation 
  (a) with a Single CMOS Latch  (b) with Double Series NMOS Latches 
 
Fig. 17  SNM Values with Variation of Device Characteristics 
 
 
